I. Introduction
Over the last decade, power management in integrated circuits (ICs) has been gaining more and more attention because it allows for drastic reduction in the consumption of battery-powered portable equipment, such as cellular phones, pagers, camera recorders, laptops, and PDAs [1] - [4] . Ordinary on-chip power management architecture consists of a single power supply (for example, an external battery) and one or more local voltage regulators (VR) to power up different subblocks [5] . As an example, a typical mixed-signal context may be composed of high voltage blocks (that is, I/O buffers powered at 1.8 V for compatibility reason), of medium voltage blocks (that is, analog circuits such as PLLs or operational amplifiers powered at 1.2 V to 1.4 V), and of low voltage blocks (that is, the logic circuit working at 0.6 V to 1 V) [6] .
In this scenario, low-dropout voltage regulators (LDOs) have been widely used in those applications where highperformance power supply circuits are required. In fact, they can provide regulated and accurate supply voltages for noise sensitive analog blocks and, they are often arranged in series to switching regulators to remove the inherent noise produced by the switching activity [1] , [2] , [7] .
LDOs are based on a non-inverting feedback topology made up of a voltage reference, an error amplifier (EA), and a power device. Although conceptually similar to two-stage or multi-stage amplifiers, it is harder to compensate for them because of the wider range of both the output current and load capacitance, which cause the poles to vary over many decades. As a matter of fact, load currents may range from few microampere to hundreds of milli-ampere, and load capacitances may span from few tens of picofarad in SoC applications, to tens of microfarad, in external load regulation. Moreover, the use of a PMOS power device makes compensation even more critical as the output pole plays a significant role in the compensation.
LDOs designed for external load regulation are generally compensated for by means of a microfarad range external capacitor which also helps in attenuating the output voltage overshoots. Many designs exploit the zero given by the equivalent series resistance (ESR) of the output capacitor [1] , [2] , [8] while few of them use different techniques for obtaining an internal and more stable zero as the ESR changes both with temperature and frequency [9] - [12] .
Recently, capacitor-free LDOs that do not require external compensation and are suitable for system-on-chip (SoC) implementation have been proposed [13] - [18] . In these cases, the capacitive load is given by the interconnection lines and, for complex and large circuits, it may grow to several hundred picofarads. However, due to the absence of an external microfarad range capacitor, it is difficult to suppress the output voltage overshoots, and only few of them are able to maintain such variations below 100 mV [16] - [18] . Moreover, when working in SoC environments, their capacitive load capability is limited to no more than 100 pF.
In this paper, we introduce a low-voltage LDO topology suitable for SoC application. The proposed LDO can be powered with a minimum supply voltage of 1.2 V and is stable for a capacitive load up to 1 nF. It is also capable of delivering 50 mA load current with a drop-out of 200 mV.
The circuit compensation does not rely on any external capacitor and exploits the multiplication of the Miller effect through current amplification [19] . This approach is well known in the design of operational transconductance amplifiers (OTA) and requires particular care during the design of the compensation network since it may give rise to complexconjugate poles which may cause instability [20] - [22] . Moreover, in a regulator, this issue becomes pricklier since the current of the output stage (and the associated pole) may extend over several decades, which makes the compensation even more critical. This paper is organized as follows. Section II defines the proposed LDO topology on the basis of some design considerations. Section III discusses the design of the compensation network posing the analytical conditions for obtaining stability over the whole range of load currents and capacitive loads. Section IV treats the transistor-level topology of the LDO. Section V deals with the integrated circuit implementation as well as the simulation and measurement results. Finally, we conclude in section VI.
II. LDO Design Considerations
The basic schematic of a generic LDO based on a PMOS .
pass-transistor is shown in Fig. 1 [2] , [23] , [24] . The VB allows one to relax the EA specifications and facilitates the compensation. The compensation network, represented as a dashed box, is based on the Miller effect and is placed between the EA output and the LDO output ( Fig. 1(b) ).
Voltage Buffer
In order to maximize the load current while saving area consumption, transistor M P must be capable of experiencing the maximum possible overdrive, that is
. It is worth noting that this constraint is particularly critical in lowvoltage environments where the supply voltage is around 1 V to 1.5 V.
For example, consider a PMOS with 600 mV of threshold voltage, sized to deliver the current max L
I
when biased with V SG = 1.2 V. The same PMOS, biased with V SG = 1.1 V (that is, 100 mV less), requires a 25% increase in area occupation to provide the same current. The area occupation even grows to 250% if V SG drops down to 0.9 V.
Referring to Fig. 1(a) , under the above consideration, not only does the EA require a rail-to-rail output stage, but the use of a decoupling VB, as in [1] , [2] , [23] , and [24] , becomes unreasonable since it reduces the power MOS overdrive. On the basis of this consideration, our LDO shall not include the decoupling VB.
Error Amplifier
When the EA is directly connected to the power transistor, it must be designed to rapidly charge (or discharge) the capacitive contribution seen at the gate of M P that, quite often, may be as large as 50 pF to 100 pF [17] . On the contrary, the EA itself should provide very low power dissipation (especially in stand-by mode), and its bias currents must be kept as low as possible. It is apparent that a speed/dissipation trade-off arises, and the main limitation is manifested in terms of slew-rate (SR) of the error amplifier.
As an example, if the EA can deliver to a 50-pF power-MOS gate no more than 5 μA of current, producing a 500-mV step will take 5 μs of slewing interval. Considering that during this time the control loop of the LDO is interrupted and that the output voltage is out of control, it is apparent that such a long slewing period may negatively impact on the LDO performance, especially in terms of output voltage overshoots which may become unacceptable for many applications.
In order to completely avoid SR limitations, we used a class-AB topology for the EA. This allows improvement to the transient response without increasing the DC consumption.
Compensation Network
In SoC applications, the load capacitor is determined by interconnection lines and typically spans from 0.1 to 1 nF [16] - [18] . This capacitive value is too small to set a dominant pole at the output node, and the compensation must be achieved through the Miller effect. Treating the LDO in Fig. 1 (a) as a common two-stage amplifier (although very similar), would lead to a compensation capacitor of a few hundred picofarads which may cause serious problems to the integration.
Such a huge compensation capacitor can be reduced, multiplying its effect through the use of current amplifiers (CAs), as addressed in [22] . The idea is not new and was already used in LDO compensation in [23] - [27] , where, however, external capacitors were necessary. Indeed, in [23] , the compensation requires an external compensation capacitor of at least 1.5 nF. In [25] and [26] , the external compensation capacitor grows to 50 nF. In [24] and [27] , an external microfarad range capacitor is necessary.
The compensation network that we adopted is shown in Fig. 1(b) , and is made up of a compensation capacitor, called C CA , because it is amplified by B through a CA. Moreover, the compensation network also includes a standard Miller capacitor, C SM , that will be proven to be necessary. However, thanks to the amplification experienced by C CA , the value of C SM is not so high to have an impact on its integration.
III. Design of the Compensation Network 1. Analysis of the Stability
The regulator of Fig. 1 has two loops: an external loop, due to the feedback of the output voltage through R 1 and R 2 , and an internal loop, due to the compensation network.
The worst-case for stability is when the regulator is used in unity-gain configuration, that is with 1 R = ∞ and R 2 = 0. The open-loop small-signal circuit for evaluating the loop-gain is shown in Fig. 2 . Elements C in , G m1 , R o1 , and C o1 model the error amplifier and its equivalent output load. Elements G m2 , R o2 , and C L model the power stage and the overall output load. Observe that G m2 and R o2 depend on the load current I L and that, specifically, G m2 changes within several orders of magnitude. The current amplifier is represented by its input resistance, R CA , and the current-controlled current source, Bi b . Since C in is usually very small (it is the input capacitance of a differential pair), it will be neglected in our analysis. C o1 is mainly due to the gate-source and gate-bulk capacitances of the power MOS while C FB = C SM + C gd , where C gd is the power MOS gatedrain capacitance.
The complete open-loop transfer function of the regulator modeled in Fig. 2 
where
Stability is guaranteed when both the external and the internal loops are properly compensated. In particular, the internal loop may be responsible for two complex-conjugate poles [21] , [22] . Assuming T(s) has a dominant pole, we 
Neglecting the zeroes, the term 
where T I (0) is the DC gain, p DI is the dominant pole of the internal loop, and p 2I is the second pole of the internal loop. These latter quantities are related to GBW I and K I through
It is apparent that GBW I is the gain-bandwidth product of the internal loop, and that K I , defined as the ratio between the second pole and the gain-bandwidth product, is related to the stability of the internal loop [21] , [22] . Specifically, under the assumption that the internal loop is stable, the gain-bandwidth product, GBW I , approximates the transition frequency of the internal loop and therefore ( )
φ mI being the phase margin of the internal loop.
1)
If I 1 K ≈ , the internal loop is stable with a phase margin mI 52 , φ ≈°and a small peak is present in the frequency domain.
If I 2 K ≈ , the phase margin is mI 65 , φ ≈° and the frequency response is maximally flat. Finally, for I 4 K > , the poles of the closed-loop transfer function related to the internal loop are real [21] .
Once the internal loop stability is guaranteed, the overall stability depends on the external loop and, specifically, on the ratio between the equivalent second pole of the external loop, p 2 , and the overall gain-bandwidth product, GBW = T(0) |p D |. The equivalent second pole depends on the closed loop transfer function of the internal loop and is approximately equal to GBW I . Consequently,
which has a similar meaning to K I but refers to the external (or overall) loop. In particular, as in (7), the overall phase margin,
The stability of the overall amplifier is certainly guaranteed if
In general, a convenient choice is setting K I = K E = 2 which guarantee a maximally flat response in the closed-loop gain of the internal loop and an overall phase margin of about 65° [21] , [22] .
The LDO compensation must account for the fact that the large-signal current of the second stage (and hence G m2 ) varies within several orders of magnitude (that is, from min L I to max L I ). Therefore also K E and K I fluctuate with the load current, thus making the compensation problematic. However, by keeping both K E and K I higher than minimum targets, K ET and K IT , we ensure the stability in the whole output current range. Therefore, the behavior of both K E and K I with G m2 has to be analyzed.
Stability of the Internal Loop
Under the assumption that ( ) (2) 
and the corresponding value of G m2 by 1) An accurate expression that bounds K I and φ mI together may be found in [28] where, for a pure two-pole system, we have 
Imposing min I K equal to a target value K IT , we stabilize the internal loop of our LDO for any value of G m2 (hence for any load current value). This constraint leads to a precise relationship between C FB and the equivalent compensation capacitance BC CA , that is
Relationship (12) 
is often mandatory to stabilize the internal loop.
Stability of the External Loop
Substituting (2) into (8) and equating
However, for typical on-chip loads ( L 1 nF C ≤ ), this value is smaller than any reasonable value of min m2 , G so we may state that
This means that the minimum value of K E is obtained for the minimum transconductance, .
It is apparent that C CA is proportional to C L and that a high current gain B helps in reducing the area occupation.
In addition, it is worth to noting that, from (12) and (16) 
IV. LDO Topology
The complete schematic of the proposed LDO is shown in Fig. 3 . It is made up of a class-AB OTA, current amplifier, biasing stage, and power stage.
Error Amplifier
As mentioned in II.2, to improve the transient response without increasing the DC consumption, the error amplifier is based on a class-AB topology and is made up of transistors M 1 to M 22 .
The input stage structure is a revised version of the class-AB stage reported in [29] . Assuming ( 1 2
The input stage is then placed into a low-voltage stacked mirror structure. Specifically, current I D1 is carried to the EA output and amplified by 2 || the output resistance. In the EA, we used cascode mirrors to obtain a higher DC gain by increasing R o1 . This seems to reduce the swing of M P to
, what really happens is the drop of the DC gain, due to the reduction of the EA output resistance, which becomes o1 d22 R r ≈ . Nevertheless, the gain still remains high (~ 30 to 40 dB) to guarantee the proper voltage regulation.
Current amplifier
To save area consumption, the compensation must exploit the multiplicative effect provided by the CA and, as a consequence, the amplification factor B must be as high as possible.
In the proposed LDO, we split the CA into two smaller current amplifiers based on low-voltage cascode current mirrors whose gains are B 1 and B 2 , respectively. The splitting allows one to obtain the signal inversion, easily. Moreover, this helps in saving the stand-by power consumption since CAs amplify DC components, too. 2) In Fig. 3 , the first CA is made up of transistors M 26 to M 31 and has a gain of B 1 . The second CA, with a gain of B 2 , is shared with the error amplifier and is made up of M 15 and M 16 .
Biasing and Power Stage
The biasing section is made up of transistors M 23 to M 25 and provides the bias voltages for the n-based and p-based biasing current mirrors.
The power stage is composed of the power MOS, M P , and its biasing transistor, M 32 . The latter imposes a minimum current ( min L I ) through M P , which guarantees regulation even without any (external) load. In order to obtain fast responses during negative load transients (that is, for I L abruptly decreasing), transistor M 32 is connected to the gate of M 5 thus exploiting the class-AB operation of the OTA. This avoids the typical transient behavior where the settling response is typically longer after a negative load transient than after a positive one due to the intrinsic asymmetric structure of the linear regulator.
In the proposed LDO, when I L suddenly falls off, V OUT and V FB tend to go high. The increment of V FB not only does adapt the drain current of M P to I L (as in traditional LDOs) but also increases the current on both M 5 and M 32 which rapidly discharge the load capacitor C L and improve the time response.
V. LDO Design and Characterization
The regulator has been integrated in standard 0. been optimized for a supply voltage ranging from 1.2 to 1.5 V, although it can work at 3.3 V, also. Two IC pins were dedicated to V FB and V OUT so to allow the use of different feedback factors by means of off-chip resistive partitions (in the case of unity-gain configuration, V FB was obviously short circuited to V OUT ). The external bias current, I B , flowing through transistor M 23 , has been set to 1.5 μA .
Transistor aspect ratios are reported in Table 1 . The circuit is able to provide a load current of 50 mA with a drop-out voltage of 200 mV.
The DC current flowing through the differential pair transistors is about 1.5 μA and the minimum (internal) load current is min L I ≈ 15 μA. It follows that G m1 ≈ 140 μA/V and min m2 G ≈ 500 μA/V. The power MOS parasitic capacitances are C o1 = C gs + C gb ≈ 40 pF and C gd ≈ 5 pF.
The compensation network has been sized in order to maintain stability for load capacitors up to 1 nF. The stability has been imposed setting K IT = 1 and K ET = 1.2, that is, a phase margin of about 52° for the internal loop and about 55° for the external loop. The overall current gain has been set to B = 20, and the two gains of the current amplifiers are B 1 = 5 and B 2 = 4. From (12) and (16), we have set C CA = 6 pF and C SM = 35 pF. It is worth noting that a pure standard Miller compensation (that is, with no current amplifier) would have required a theoretical compensation capacitor of about 250 pF for compensating the LDO with the same capacitive load and the same phase margin of 55°.
The chip photo of the proposed LDO is shown in Fig. 4 . As expected, the main contribution to area occupation is due to the power MOS and the two compensation capacitors.
Simulation and Experimental Results
The simulated 3) Bode plots of the LDO loop-gain in the case 3) Simulations have been performed in Cadence environment using the Spectre simulator. of unity-gain feedback factor (the worst-case for stability) is shown in Fig. 5 , with different values of load current. More specifically, Fig. 5(a) depicts the Bode plots when the circuit is powered by a 1.2 V supply voltage and the load current ranges from the no-load condition to 50 mA. In this case, as expected from theory, the minimum phase margin occurs at no load and is about 57°. Observe that, as discussed in IV.1, when the load current approaches 50 mA, the DC loop-gain drops to its minimum value because Fig. 7 (b) refers to the LDO powered at 1.5 V. In both measurements, the load current I L goes from 1 mA to 50 mA and back again to 1 mA with a rise/fall-time of about 1 μs. Positive and negative overshoots stay below 70 mV while the response time, T R , takes about 4 μs. Table 2 provides comparison between the performance of the proposed LDO regulator and other published designs that are targeted for SoC power management. The figure of merit (FOM)
Performance Comparison
previously used in [6] and [15] , is adopted here to evaluate the effect of the load transient response time (T R ) in different designs. A lower FOM implies a better slewing performance. On the basis of FOM 1 , our LDO has a good time-response performance. The figure of merit FOM 1 does not take into account the different maximum SoC capacitive load, max L
C , that each LDO may experience and invariably affects the time response. Moreover, it does not give any information on the area occupied by the overall compensation capacitor tot C C . To consider both the effects, we also compared the LDOs through another FOM, defined as
which is an upgrade of FOM 1 . Once again, a lower FOM implies a better performance. From Table 2 , it is apparent that the proposed LDO has the best FOM 2 which is from 4 to 9 times lower than that of other designs.
VI. Conclusion
In this paper, a low-voltage LDO regulator for SoC power management has been presented. The proposed LDO is capable of providing 50 mA with a drop-out voltage of 200 mV when powered at 1.2 V. The circuit exploits a class-AB OTA and double-loop compensation based on the amplification of the Miller effect through the current amplifier.
The design procedure for obtaining the proper stability for wide output current and load capacitor ranges has been illustrated and discussed in detail.
The LDO was integrated and the experimental results have proven the high performance of the proposed topology.
